Pages
- Home
- Cloud & Edge Computing
- Machine Learning & AI
- Microprocessors & Servers
- HDI Packaging Technologies
- Packaging Technologies (CSP, FCXGA, POP)
- Project Management 101
- Six Sigma & Statistics
- Reliability Engineering
- Package Design / Product Development
- 3DIC.ORG [Fan Out]
- 3DIC.ORG [2.5D/3D]
- Semi Accurate
- The Inquirer
- Feedly-Tech
- Semiconductor Packaging
- Advanced Packaging
- Silicon Far East
- Post Silicon Platform Validation
- Online Articles -AI/ML
- Online Articles - Packaging
Search This Blog
Thursday, April 25, 2013
Six Sigma : Process & Design
Process: Aims to reduce process variation
Define: Plan, scope, charter, schedule, team, objectives, milestones, deliverables
Measure: MSA, GR&R, Process Capability, Yields
Analyze: Hypothesis tests, ANOVA, PFMEA, Process Maps (KPIV/KPOV)
Improve: DoE
Control: SPC, Control Charts
Design: Aims to reduce cycle time and need for rework
Define: Plan, scope, charter, schedule, team, objectives, milestones, deliverables
Measure: Baseline, benchmark, functional parameters, specs & margins
Analyze: DFMEA, Risk analysis, GAP analysis
Develop: Deliver design
Optimize: DfX - tradeoffs
Validate: Prototype builds
Subscribe to:
Post Comments (Atom)
Smartphone Components
Antenna + Switch & RFFE, Filter, Duplexer, Amplifier, Transceiver, Baseband, Application Processor [SOC + LPDDR3], Memory [Flash / SSD...
-
Molded Embedded Packages seek to overcome warpage concerns and limitations in z-height that conventional PoP type packages suffer from, w...
-
L-Gate: Technology/Product Development L-1: Explore / PC1 L 0: Define / PC2 & T/O L 1: Enable/BKM determination L 2: Implement/BK...
-
2 primary flows: CoS and CoW (or CoC) CoW/CoC may be chip-first (attach before interposer MEOL) or chip-last (after interposer MEOL) Ch...
No comments:
Post a Comment